职位描述：

根据系统技术指标分解出FPGA需求和技术指标

负责FPGA架构设计、代码编写、模块设计及仿真

协助电路工程师完成硬件调试

完成产品研发所需要的文档编写

少量基于MCU 的C语言设计工作

Job description:

Propose FPGA requirements and spec according to system performance requirement

Responsible for FPGA architecture design, code writing, module design and simulation

Assist circuit engineers to complete hardware debugging

Complete the documents required for product development

A small amount of C language design work based on MCU

职位需求：

电子相关专业研究生5年以上或本科8年以上工作经验

精通任意厂家FPGA开发工具、仿真工具、调试工具

精通VHDL或Verilog语言及其硬件实现、具备良好的编码风格，较高的编码质量，高效的编码技巧

精通时序设计、分析方法，能独立完成一个工程的所有时序约束，有丰富的解决时序问题经验

精通高速收发器、PCIE、DDR3/DDR4、高速网络接口设计开发

熟悉C语言设计

有硬件电路设计经验者优先

Job requirements:

Master's degree in electronics related majors with more than 5 years of work experience or bachelor degree in electronics related majors with more than 8 years of work experience

Proficient in FPGA development tools, simulation tools, and debugging tools from any FPGA manufacturer

Proficient in VHDL or Verilog language and its hardware implementation, good coding style, high coding quality, and efficient coding skills

Proficient in timing design and analysis methods, able to independently complete all timing constraints of a project, and have rich experience in solving timing problems

Proficient in high-speed transceiver, PCIE, DDR3/DDR4, and high-speed network interface design and development

Familiar with C language design

Candidates with hardware circuit design experience are preferred

Diversity and inclusion

ASML is an Equal Opportunity Employer that values and respects the importance of a diverse and inclusive workforce. It is the policy of the company to recruit, hire, train and promote persons in all job titles without regard to race, color, religion, sex, age, national origin, veteran status, disability, sexual orientation, or gender identity. We recognize that diversity and inclusion is a driving force in the success of our company.

Need to know more about applying for a job at ASML? Read our frequently asked questions.

see above